# SIEMENS

# **ICs for Consumer Electronics**

Display Processor SDA 9280 B22

Data Sheet 1998-02-01

#### Edition 1998-02-01

This edition was realized using the software system FrameMaker<sup>®</sup>

#### Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1998. All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

# Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

SDA 9280 B22 Revision History:		Current Version: 1998-02-01
Previous Ver	sion:	1997-11-01
Page (in previous Version)	Page (in current Version)	Subjects (major changes since last revision)
31	33	ESD protection: Except: Pin 36 (SDA) ±300V added

#### **Data Classification**

#### **Maximum Ratings**

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

#### **Recommended Operating Conditions**

Under this conditions the functions given in the circuit description are fulfilled. Nominal conditions specify mean values expected over the production spread and are the proposed values for interface and application. If not stated otherwise, nominal values will apply at  $T_A$ =25°C and the nominal supply voltage.

#### Characteristics

The listed characteristics are ensured over the operating range of the integrated circuit.

#### Edition 1998-02-01

Published by Siemens AG, Semiconductor Group Copyright © Siemens AG 1998. All rights reserved. Terms of delivery and right to change design reserved.

<b>1</b> 1.1 1.2 1.3 1.4 1.5	Overview . Features . General Description . Pin Configuration . Pin Description . Block Diagram .	5 6 7 8
<b>2</b> 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 2.10 2.11 2.12 2.12.1 2.12.2 2.12.3 2.12.4	System Description Data Input Formats Chrominance Interpolation (Interpolator 1) Luminance Peaking Filter Digital Color Transient Improvement (DCTI) Picture Manipulations 16:9-Operation, Signal Compander Oversampling, Interpolator 2 Insertion Facilities Amplification, D/A Conversion PLL Circuit Input-Output Signal Delay Time I <sup>2</sup> C-Bus Control I <sup>2</sup> C-Bus Address I <sup>2</sup> C-Bus Format I <sup>2</sup> C-Bus Commands Detailed Description	<ol> <li>11</li> <li>12</li> <li>13</li> <li>14</li> <li>15</li> <li>15</li> <li>16</li> <li>17</li> <li>18</li> <li>19</li> <li>21</li> <li>22</li> <li>22</li> <li>22</li> <li>22</li> <li>22</li> <li>23</li> </ol>
<b>3</b> 3.1 3.2	Absolute Maximum Ratings	34
4	Application Information	38
<b>5</b> 5.1 5.2 5.3 5.4 5.5	Timing Diagram Data Input Referenced to the Clock       Input Diagram Clock Skew SCA-CLL         Input Data Format 4:1:1       Input Data Format 4:2:2 Parallel         Input Data Format CCIR 656       Input Data Format 4:2:4	41 42 42
6	Package Outlines	43

# SIEMENS


# **Display Processor**

#### 1 **Overview**

#### 1.1 **Features**

- 8-Bit amplitude resolution of each input component Input sample frequency up to 30 MHz Application in flicker reduction systems possible
- Four input data formats 4:1:1 luminance and chrominance parallel (8 + 4 wires)4:2:2 CCIR 656-format (8 wires) 4:2:2 luminance and chrominance parallel (2 x 8 wires) 4:4:4 all components parallel (3 x 8 wires)
- Two different representations of input data Positive dual code 2's complement code
- Three D/A converters on-chip 9-Bit amplitude resolution 80 MHz maximal clock frequency
- DCTI (digital color transient improvement) A digital algorithm improves the sharpness of vertical color edges avoiding the artifacts of analog CTI-circuits
- Luminance peaking Separate programmable lowpass, bandpass, and highpass digital filters
- High performance digital interpolation for anti-imaging Two-fold oversampling Simplification of external analog postfiltering
- 16:9 compatibility Signal compression for displaying 4:3-signals on16:9-screens Signal expansion for displaying 16:9-signals on 4:3-screens Full screen display of 4:3 letter box pictures

Туре	Ordering Code	Package
SDA 9280 B22	Q67101-H5039-B502-35	P-LCC-68-1



P-LCC-68-1


MOS

- Programmable delay for the luminance signal Phase adjustment between luminance and chrominance signals
- Signal manipulations Inverted display Graphic display
- Insertion of colored areas Programmable color and position
- Insertion of an arbitrary pattern Control by an external signal One of 4096 colors programmable Frame insertion for multi picture display
- N-Fold zoom facility for image memory systems
- Programmable internal PLL for clock generation Control of compression and expansion factors
- I<sup>2</sup>C-Bus control
- P-LCC-68-1 package
- 5 V supply voltage

#### 1.2 General Description

The Display Processor SDA 9280 is an integrated triple 9 Bit D/A converter which performs digital enhancements and manipulations of digital video component signals. Multiple input data formats are accepted. Operation with normal as well as doubled horizontal deflection frequency is supported. 4:3 or 16:9 display formats are possible.

#### **1.3** Pin Configuration



#### Figure 1

# 1.4 Pin Description

Pin No.	Symbol	Туре	Description	
1,17,35	V <sub>SS</sub>	S	Supply voltage ( $V_{SS}$ ) for input stages	
8,9,27,34,43, 60,63	V <sub>SS</sub>	S	Supply voltage ( $V_{SS}$ ) for digital parts and PLL <b>Note</b> : no internal connection to pins No 1,17,35	
10,11,26,33, 42,61,62	V <sub>DD</sub>	S	Supply voltage ( $V_{\rm DD}$ ) for digital parts, PLL and input stages <b>Note</b> : internal connection to $V_{\rm CCI}$ , $V_{\rm CCA}$ (about 2 $\Omega$ )	
64 68, 2 4	V0 7	I/TTL	Data input V (see Data Input Formats)	
5,6,7,12 16	UV0 7	I/TTL	Data input UV (see Data Input Formats)	
18 25	YUV0 7	I/TTL	Data input YUV (see Data Input Formats)	
28	BLN	I/TTL	Blanking signal, high level indicates active video line	
29	INS	I/TTL	Control signal for insertion of an arbitrary pattern (frame insertion)	
30	SCA	I/TTL	Clock signal for data input	
31	RES	I/TTL	Reset signal (active low) for I <sup>2</sup> C Bus	
32	SCL	I	I <sup>2</sup> C-Bus clock line	
36	SDA	IQ	I <sup>2</sup> C-Bus data line	
37	TEST		Don't connect	
38	VS	I/TTL	Vertical synchronization signal for synchronizing I <sup>2</sup> C Bus (active: HIGH)	
39	CLL	I/TTL	System clock	
40	HS	I/TTL	Control signal for black level insertion (line frequency)	
41	TEST		Connect to VSS	
44	LF		PLL-filter connection	
45,48,52	V <sub>CCI</sub>	S	Analog supply voltage for DACs internally connected to $V_{\rm DD}$ , $V_{\rm CCA}$ (about 2 $\Omega$ )	
46	GNDY	S	Return path for YQ	
47	YQ	Q/ana	Analog output: luminance signal Y	
49	V <sub>CCA</sub>	S	Analog supply voltage internally connected to $V_{\text{DD}}$ , $V_{\text{CCI}}$ (about 2 $\Omega$ )	
50	GNDV	S	Return path for VQ	

# **1.4 Pin Description** (cont'd)

Pin No.	Symbol	Туре	Description	
51	VQ	Q/ana	Analog output: chrominance signal -(R-Y)	
53	GNDU	S	Return path for UQ	
54	UQ	Q/ana	Analog output: chrominance signal -(B-Y)	
55	GNDA	S Analog supply voltage		
56	$V_{REF}$	l/ana	I/ana Analog reference voltage for DACs	
57	R <sub>REF</sub>		Reference resistor for DACs	
58	V <sub>CC</sub>	S	S Analog supply voltage	
59	GND	S	Analog supply voltage	

S: supply, I: input, Q: output, TTL: digital (TTL)

#### 1.5 Block Diagram




Figure 2

#### 2 System Description

#### 2.1 Data Input Formats

Input Pin	Data Format 4:1:1 INFOR = 01			4:2:2 Parallel INFOR = 10		CCIR 656 INFOR = 00			4:4:4 INFOR = 11		
YUV7	Y <sub>07</sub>	Y <sub>17</sub>	Y <sub>27</sub>	Y <sub>37</sub>	Y <sub>07</sub>	Y <sub>17</sub>	U <sub>07</sub>	Y <sub>07</sub>	V <sub>07</sub>	Y <sub>17</sub>	Y <sub>07</sub>
YUV6	Y <sub>06</sub>	Y <sub>16</sub>	Y <sub>26</sub>	Y <sub>36</sub>	Y <sub>06</sub>	Y <sub>16</sub>	U <sub>06</sub>	Y <sub>06</sub>	$V_{06}$	Y <sub>16</sub>	Y <sub>06</sub>
YUV5	Y <sub>05</sub>	Y <sub>15</sub>	Y <sub>25</sub>	Y <sub>35</sub>	Y <sub>05</sub>	Y <sub>15</sub>	U <sub>05</sub>	Y <sub>05</sub>	$V_{05}$	Y <sub>15</sub>	Y <sub>05</sub>
YUV4	Y <sub>04</sub>	Y <sub>14</sub>	Y <sub>24</sub>	Y <sub>34</sub>	Y <sub>04</sub>	Y <sub>14</sub>	U <sub>04</sub>	Y <sub>04</sub>	V <sub>04</sub>	Y <sub>14</sub>	Y <sub>04</sub>
YUV3	Y <sub>03</sub>	Y <sub>13</sub>	Y <sub>23</sub>	Y <sub>33</sub>	Y <sub>03</sub>	Y <sub>13</sub>	U <sub>03</sub>	Y <sub>03</sub>	V <sub>03</sub>	Y <sub>13</sub>	Y <sub>03</sub>
YUV2	Y <sub>02</sub>	Y <sub>12</sub>	Y <sub>22</sub>	Y <sub>32</sub>	Y <sub>02</sub>	Y <sub>12</sub>	U <sub>02</sub>	Y <sub>02</sub>	V <sub>02</sub>	Y <sub>12</sub>	Y <sub>02</sub>
YUV1	Y <sub>01</sub>	Y <sub>11</sub>	Y <sub>21</sub>	Y <sub>31</sub>	Y <sub>01</sub>	Y <sub>11</sub>	U <sub>01</sub>	Y <sub>01</sub>	V <sub>01</sub>	Y <sub>11</sub>	Y <sub>01</sub>
YUV0	Y <sub>00</sub>	Y <sub>10</sub>	Y <sub>20</sub>	Y <sub>30</sub>	Y <sub>00</sub>	Y <sub>10</sub>	U <sub>00</sub>	Y <sub>00</sub>	V <sub>00</sub>	Y <sub>10</sub>	Y <sub>00</sub>
UV7	U <sub>07</sub>	U <sub>05</sub>	U <sub>03</sub>	U <sub>01</sub>	U <sub>07</sub>	V <sub>07</sub>					U <sub>07</sub>
UV6	U <sub>06</sub>	U <sub>04</sub>	U <sub>02</sub>	U <sub>00</sub>	U <sub>06</sub>	V <sub>06</sub>					U <sub>06</sub>
UV5	V <sub>07</sub>	V <sub>05</sub>	V <sub>03</sub>	V <sub>01</sub>	U <sub>05</sub>	V <sub>05</sub>					U <sub>05</sub>
UV4	V <sub>06</sub>	V <sub>04</sub>	V <sub>02</sub>	V <sub>00</sub>	U <sub>04</sub>	V <sub>04</sub>					U <sub>04</sub>
UV3					U <sub>03</sub>	V <sub>03</sub>					U <sub>03</sub>
UV2					U <sub>02</sub>	V <sub>02</sub>					U <sub>02</sub>
UV1					U <sub>01</sub>	V <sub>01</sub>					U <sub>01</sub>
UV0					U <sub>00</sub>	V <sub>00</sub>					U <sub>00</sub>
V7											V <sub>07</sub>
V6											V <sub>06</sub>
V5											V <sub>05</sub>
V4											V <sub>04</sub>
V3											V <sub>03</sub>
V2											V <sub>02</sub>
V1											V <sub>01</sub>
V0											V <sub>00</sub>


X<sub>AB</sub>: X: signal component A: sample number B: bit number

The SDA 9280 accepts four different data input formats (I<sup>2</sup>C signal: INFOR). Three sample frequency relations of Y:(B-Y):(R-Y) are possible (4:1:1 or 4:2:2 or 4:4:4).

The representation of the samples is programmable separately for luminance and chrominance signals as positive dual code or 2's complement code (I<sup>2</sup>C signals: INCODL, INCODC)

The amplitude resolution for each input is 8 Bit, the maximal clock frequency is 30 MHz. Consequently the SDA 9280 is dedicated for applications in high quality digital video systems. The data input stages and the internal data multiplexer operate with a special data input clock (SCA). For applications in the Siemens MEGAVISION<sup>®</sup> System the SCA-clock is identical with the memory output clock. A separation of the data input clock and the system clock is relevant to handle the special data format occurring at "zoom" operation mode. For other applications SCA can be connected with CLL.

**Note**: Zoom mode causes a greater signal delay time of the whole IC. Zoom mode identification is performed automatically.



#### 2.2 Chrominance Interpolation (Interpolator 1)

#### Figure 3

# Frequency Response of a Filter Stage of Interpolator 1 $(f_s \text{ is the sampling frequency at the output of the interpolation filter stage)}$

For internal processing the 4:4:4 parallel format is used. The 4:1:1 data are interpolated by two interpolation filters having the same frequency response (**see figure 3**) to the 4:4:4 format. Each filter performs a doubling of the sample frequency. The 4:4:4 interpolation of 4:2:2 data is done by the second filter stage. The diagram shows the frequency response of one filter stage.

Interpolation filtering can be switched off for each stage separately (I<sup>2</sup>C signals: INT422, INT444). Then each sample is simply repeated twice. Activation of interpolation filtering is recommended because analog postfiltering of chrominance signals then can be greatly simplified (**see also Interpolator 2**).

#### 2.3 Luminance Peaking Filter

The luminance peaking filter improves the over all frequency response of the luminance channel. It consists of three filters working in parallel. They have low pass (LP(z)), band pass (BP(z)) and high pass (HP(z)) characteristics. Their gain factors are separately programmable (I<sup>2</sup>C signals: LCOF, BCOF, HCOF) according to the following equations:

LCOF \* LP(z) + BCOF \* BP(z) + HCOF \* HP(z)

with:

LCOF = 0 ... [1/4] ... 3/2, 2 BCOF = 0 ... [1/4] ... 3, 7/2, 4, 5HCOF = 0 ... [1/4] ... 3, 7/2, 4, 5LP(z) =  $1/16 * (1 + z^{-1})^4$ BP(z) =  $-1/8 * (1 - z^{-2})^2$ HP(z) =  $1/16 * (1 - z^{-1})^4$ 

An amplification of up to 14 dB at the half of the sample frequency is available. The high pass and band pass filters are equipped with a common coring algorithm. It is optimized to achieve a smooth display of grey scales, not to improve the signal-to-noise ratio. Therefore no artifacts are produced. Coring can be switched off (I<sup>2</sup>C signal: COR).


**Note**: The peaking filter may shift the black level of the signal. This has to be considered for black level insertion (**see Insertion Facilities**).

A delay line for the luminance signal enables an adaption to the delay of the chrominance signals. A range of -8 to +7 clock periods of the system clock CLL is programmable (I<sup>2</sup>C signal: YDEL1).

An additional special filtering is available for compensating a non linear phase response of the analog part of the signal path.

 $(1 + PHACOM) * z^{-1} - PHACOM$ 

Three adjustments are I<sup>2</sup>C-Bus programmable: PHACOM = 0, 1/4, 1/8.




#### Figure 4 Luminance Peaking

## 2.4 Digital Color Transient Improvement (DCTI)

A new digital algorithm is implemented to improve horizontal transitions of the chrominance signals resulting in a better picture sharpness. A slow change from one color to another by reason of small chrominance bandwidth is replaced by a steep transition.

The exact position of a color transition (POS) is calculated by detecting the corresponding zero transition of the second derivative of both chrominance signals. Low pass filtering (LPU, LPV, LPUV) is performed to avoid noise sensitivity. The width of a transition is derived from a threshold detector signal. It indicates an area around the detected position where the first derivatives of the chrominance signals exceed a programmable threshold (I<sup>2</sup>C signal: THRESH). The parameter THRESH modifies the sensitivity of the DCTI-circuit. High values cause that only significant color transitions are improved. Small color variations remain unchanged. The detected transition width can be limited by the programmable parameter TRAWID. This parameter performs an adaption to the input chrominance band width. For signals with small chrominance bandwidth (e.g. video recorders) the DCTI-performance is optimized using high values for TRAWID. Input signals with high chrominance bandwidth should be processed with small values for TRAWID. If standard 4:1:1 video signals are processed, it is recommended to choose values of the mid range for both parameters THRESH and TRAWID.



#### Figure 5 Digital Color Transient Improvement

#### 2.5 Picture Manipulations

A graphic display effect is realized by programmable reduction of amplitude resolution (I<sup>2</sup>C signals: YGR, YGRRES, CGR, CGRRES). A resolution of 1 to 4 bits is available. A special characteristic avoids a reduction of picture brightness and color saturation.

The inverted display mode is attained by a programmable bit inversion for each signal component (I<sup>2</sup>C signals: YINV, UINV, VINV).

Multiple combinations of both manipulations supply very amazing effects on the display.

#### 2.6 16:9-Operation, Signal Compander

The compander enables a display with correct geometric proportions of 4:3 signals on 16:9-screens or 16:9-signals on 4:3-screens. A full screen display of 4:3-letterbox signals on 16:9-screens is also practicable. Having a full screen display of such signals on 4:3-screens only a part of the picture can be shown. In this operation mode a horizontal shift of the picture part used for display is programmable (I<sup>2</sup>C signal: READD). Expansion in vertical direction must be realized by manipulation of the vertical deflection current.


To satisfy all these demands a horizontal compression or expansion of the video signals is performed by raising or reducing the sample frequency. The data are written into a memory using the system clock CLL and read with a clock of higher or lower frequency.

This realization does not effect the horizontal detail resolution of the picture because no filtering is executed.

The highest read frequency is 4/3 of the CLL-frequency for signal compression, the lowest is 3/4 of the CLL-frequency for signal expansion. The reading clock is supplied by the internal PLL.

The compander operation mode is programmable via I<sup>2</sup>C signals COMP and COMEX.

**Note**: Positioning of a 4:3-signal on a 16:9-screen is realized by delaying the HS-signal. HS also controls the deflection circuit. In the Siemens MEGAVISION<sup>®</sup> System a programmable HS-delay is available in the Memory Sync Controller (MSC) circuit.



### 2.7 Oversampling, Interpolator 2

#### Figure 6

# Frequency Response of Interpolator 2 $(f_s \text{ is the sampling frequency at the output of the interpolation filter})$

In general D/A conversion requires postfiltering to avoid non-harmonic distortions caused by intermodulations of the signal with its spectral images. These intermodulations may come from non-linear characteristics of subsequent amplifier stages or of the display. The spectral images are duplicates of the signal spectrum around multiples of the sampling frequency. These images, a counterpart of aliasing in the A/D conversion, become visible after D/A conversion. They are only reduced by the sinx/x characteristic of the D/A converter.

An example of such non-harmonic distortions are periodic stripes with a frequency of 900 kHz appearing in a 4.8 MHz test pattern which is sampled with 13.5 MHz clock frequency (2 \* 4.8 MHz - (13.5 - 4.8) MHz = 900 kHz).

The ideal postfiltering comprises an ideal lowpass filter with an edge frequency at the maximum signal frequency and a stop band rejection of at least 30 or 40 dB. In practice the postfilter can be greatly simplified when a large transition band is allowed. For this purpose a digital interpolator is implemented with a steep transition at the half of the sampling frequency and an out of band rejection of more than 30 dB before

D/A conversion. Combined with a two-fold oversampling the first image appears around twice the sampling frequency, thus leaving considerably more space for the transition band of an analog postfilter. There is another good reason for using a digital interpolation. Since the output frequency may vary with different compression or expansion factors an analog filter with varying edge frequencies is necessary. This requirement can only be fulfilled in the digital domain because the edge frequency is linearly controlled by the sample frequency.

The amplification factor of the implemented interpolation filter is 65/64. The maximal output clock frequency is 8/3 times of the input sample frequency. The diagram (**figure 6**) shows the frequency response.

Oversampling can be switched off (I<sup>2</sup>C signal: OVSAMP). Then the 4:4:4 format is directly D/A converted. With activated oversampling it is possible to switch off oversampling filtering (I<sup>2</sup>C signal: OVFILT). In this operation mode the input clock frequency is doubled but each sample is simply repeated twice.

#### 2.8 Insertion Facilities

Three different values are inserted into the video signal: black level, a colored background area and an arbitrary colored pattern.

The blanking interval of the input signal is not processed by the compander. Therefore the black level shifting in the luminance signal, caused by the peaking filter (coefficient LCOF) and the amplification factor of the oversampling filter, has to be restored by inserting the correct value (BLACK). BLACK is programmable and must be computed according to the coding of the input data using the following formulas:

BLACK = 128 + 65/128 * LCOF * (BLACKIN – 128)	for positive dual coding
BLACK = 128 + 65/128 * LCOF * BLACKIN	for 2's complement

BLACKIN is the black level of the input signal, LCOF is the Lowpass coefficient of the Luminance Peaking Filter:  $0 \dots [1/4] \dots 1.5$ , 2

Black level insertion is controlled by the external signal HS. This signal also controls the deflection circuit, consequently it has a stable phase referring to the horizontal blanking interval. The value BLACK is inserted during 80 clock periods of the clock CLL. In the Siemens MEGAVISION<sup>®</sup> System HS is supplied by the MSC-circuit. To adjust the right insertion phase a programmable delay of HS is available (I<sup>2</sup>C signal: HSDEL).

The second insertion facility produces a colored background area on the display controlled by I<sup>2</sup>C Bus. Activating this insertion mode (I<sup>2</sup>C signal: BACKGR) parts of the display area are covered with a constant color (I<sup>2</sup>C signals: COLBY, COLBU, COLBV). Starting at a programmable pixel position of each line (I<sup>2</sup>C signal: BCKPOS) the following part is covered with the background values. The width of the insertion is also programmable (I<sup>2</sup>C signal: BCKWID). To realize for example two vertical background stripes at the left and right side of the display BCKPOS should be set to a high value. Then the background color is inserted over the blanking interval (except the black level phases) up to the first active pixels of the following line fixed by BCKWID. An example for application is the display of a 4:3-picture on a 16:9-screen. The free parts of the display and also the noisy start and end of the picture can be filled with background color. An opening and closing curtain can also be realized using background insertion mode.

Insertion of an arbitrary pattern is controlled by the external signal INS. The color of the pattern is programmable (I<sup>2</sup>C signals: COLFY, COLFU, COLFV). The insertion raster corresponds to the 4:4:4 format. A fixed phase to the video signal is guaranteed by processing the INS-signal by the compander. Using this insertion mode a colored framing for multi-picture mode can be realized. The MSC of the Siemens MEGAVISION<sup>®</sup> System supplies a suited signal (FRM). A connection of the BLN2-signal supplied by the MSC to the INS-input enables a complete blanking of the horizontal and vertical inactive parts of the video signal.

The polarity of the INS-signal is programmable by I<sup>2</sup>C Bus (INSNEG).

All insertions are performed after oversampling resulting in sharp transitions without overshooting.

#### 2.9 Amplification, D/A Conversion

Before D/A conversion a fine adjustment of the phase of the luminance signal is performed (I<sup>2</sup>C signal: YDEL2). The delay of the luminance signal can be varied by one period of the D/A converter clock.

The amplification factors of each signal component can be reduced by a factor of 0.5 (I<sup>2</sup>C signals: AMPY, AMPU, AMPV). This reduction of nominal amplification reserves one bit for D/A conversion of overshooting, resulting from strong peaking or interpolation filtering. The input amplitude resolution of 8 Bit is not reduced. For conversion of signals without or with only small overshooting a reduction of the amplification factor is not necessary. A digital limiter circuit prevent the D/A converters from possible overdriving by clipping.

**Note:** Clipping causes a non-linear deformation with interferences between multiples of the signal frequency and the sample rate of the signal and should be avoided by reducing the amplification factor.

A triple 9 Bit D/A converter is implemented on the SDA 9280. The DACs are short circuit protected converters with current outputs.


The Full Range Output Current of the Y, U, and V channels ( $I_{OFR}$ ) is determined by the current  $I_{REF}$  at the  $R_{REF}$  pin by

$$I_{\text{OFR}} \cong (4/3) I_{\text{REF}}$$

The voltage at pin  $R_{\text{REF}}$  is generated via pin  $V_{\text{REF}}$  by an internal operational amplifier and follows the voltage at pin  $V_{\text{REF}}$ . Thus  $I_{\text{REF}}$  is given by

 $I_{\mathsf{REF}} \cong V_{\mathsf{VREF}}/R_{\mathsf{REF}}$ 

where  $R_{\text{REF}}$  is a resistor between pin  $R_{\text{REF}}$  and analog ground. Another way to define  $I_{\text{REF}}$  is the application of a current sink at the  $R_{\text{REF}}$  point. For recommended values of  $V_{\text{VREF}}$  and  $I_{\text{REF}}$  see chapter 'Recommended Operation Conditions'. For applications with lower requirements there is still another way to define  $I_{\text{OFR}}$ : Connect pin  $V_{\text{REF}}$  to the positive supply and apply a resistor against ground. Since in this operation mode the internal reference amplifier goes into saturation, the exact value of  $I_{\text{REF}}$  is not so well predictable



## 2.10 PLL Circuit

## Figure 7

The internal PLL supplies the clock signals needed for compander operation, output processing and D/A conversion. The output frequency of the PLL is defined by programming the divider factors of the reference clock and of the VCO clock (I<sup>2</sup>C signals: DIVREF, DIVVCO). The PLL always supplies the frequency needed for oversampling. The clocks used in the other output processing parts are derived from this oversampling clock. Even if no oversampling is programmed (OVSAMP = 0) DIVREF

and DIVVCO must be set according to the respective oversampling frequency. The reference clock of the PLL is the system clock CLL. The output frequency of the PLL  $f_{OUTPUT}$  is calculated by the following equation:

 $f_{OUTPUT} = f_{REFERENCE} * (2 * DIVVCO) / DIVREF$ 

**Note**: An arbitrary setting of the output frequency is not allowed. It has to be observed that there is resulting an integer number of clock periods per line. E.g. the input signal has 858 clock periods per line, 3:4 signal expansion results in 858 \* 3/4 = 643.5 clock periods per line, which is not an integer number. Therefore this adjustment results in phase jumps of the output clock and in an unstable working condition of the PLL.

The following table gives an overview of possible PLL modes referred to an input signal with 864 pixels per line and a clock frequency of 13.5 MHz.

Compression-/ Expansion- Factor	Resulting Clock Periods per Line	Compander Read Frequency [MHz]	DIVVCO	DIVREF
4:3	1152	18	4	3
5:4	1080	16.875	5	4
11:9	1056	16.5	11	9
7:6	1008	15.75	7	6
9:8	972	15.1875	9	8
10:9	960	15	10	9
13:12	936	14.625	13	12
1:1	864	13.5	4	4
15:16	810	12.65625	15	16
11:12	792	12.375	11	12
8:9	768	12	8	9
7:8	756	11.8125	7	8
5:6	720	11.25	5	6
13:16	702	10.96875	13	16
7:9	672	10.5	7	9
3:4	648	10.125	3	4

The PLL circuit can be switched inactive (I<sup>2</sup>C signal: PLLON). In this mode the system clock is also used for output processing and D/A conversion.

To achieve an optimal PLL operation an adaption to the required frequency range can be programmed (I<sup>2</sup>C signal: PLLRAN).


#### 2.11 Input-Output Signal Delay Time

Due to several digital signal processing stages transients of the digital input signal at the YUV inputs appear with a certain delay at the analog YUV outputs. In the following table are defined the values for two typical circuit configurations. The configuration of the circuit is defined as the total configuration of all programmable signal processing stages on the device, the programming itself is performed via the I<sup>2</sup>C Bus.

Name	Function	Time delay	
Internal PLL	Switched OFF (Subaddress 10 <sub>H</sub> , Bit D5 D0 = 00 0000)	120 CLL typ	
Compander	Bypassed (Subaddress 06 <sub>H</sub> , Bit D1 = 0)		
Oversampling	No (Subaddress 07 <sub>H</sub> , Bit D1 D0 = 00)		
Input data format	(Subaddress 00 <sub>H</sub> , Bit D5 D4 = 01 or 10 or 11)		
Zoom	No (frequency of SCA and CLL is identical)		
Internal PLL	Switched ON (Subaddress $10_{H}$ , Bit D5 D0 = 00 0010) (Subaddress $14_{H}$ , Bit D7 D0 = 0100 0100)	126 CLL typ	
CompanderActive without compression or expansion (Subaddress $06_H$ , Bit D0 = 0) (Subaddress $06_H$ , Bit D7 D2 = 000001)			
Oversampling Yes (Subaddress 07 <sub>H</sub> , Bit D1 D0 = 11)			
Input data format (Subaddress 00 <sub>H</sub> , Bit D5 D4 = 01 or 10 or 11)			
Zoom	No (frequency of SCA and CLL is identical)		

#### 2.12 I<sup>2</sup>C-Bus Control

#### 2.12.1 I<sup>2</sup>C-Bus Address



#### 2.12.2 I<sup>2</sup>C-Bus Format

write:

S       0       1       0       1       1       0       0       A       Subaddress       A       Data Byte       A       *****       A
--

read:

S         0         1         0         1         0         1         A         Data Byte	n A Data Byte (n+1) A ***** NA P
---	----------------------------------

Reading starts at the last write address n. Specification of a subaddress in reading mode is not possible.

- S: Start condition
- A: Acknowledge
- P: Stop condition
- NA: Not acknowledge

An automatical address increment function is implemented.

After switching on the IC (RES = 0), all bits are set to defined states. Except the following bits the reset state is "0". The bits YDEL13, BCOF2, LCOF2, HCOF2, DIVREF2, DIVVCO2 are set to "1" to ensure a basic working condition.

In order to avoid distortions of the picture during the active lines, the following bits are updated internally only during the HIGH-phase of VS (the programming of the I<sup>2</sup>C-Bus interface however is not affected by this synchronisation):

Subaddress	Bit	Subaddress	Bit
00 <sub>H</sub>	D1 D0	07 <sub>H</sub>	D2 D0
02 <sub>H</sub>	D4 D0	09 <sub>H</sub>	D7 D0
03 <sub>H</sub>	D7 D0	0A <sub>H</sub>	D7 D0
04 <sub>H</sub>	D6 D0	0B <sub>H</sub>	D6 D0
05 <sub>H</sub>	D6 D0	0F <sub>H</sub>	D0
06 <sub>H</sub>	D7 D0		

#### 2.12.3 I<sup>2</sup>C-Bus Commands

Subadd. (Hex.)	Data Byte									
	D7	D6	D5	D4	D3	D2	D1	D0		
00 <sub>H</sub>	INSNEG	0	INFOR1	INFOR0	INCODL	INCODC	INT422	INT444		
01 <sub>H</sub>	THRESH3	THRESH2	THRESH1	THRESH0	TRAWID3	TRAWID2	TRAWID1	TRAWID0		
02 <sub>H</sub>	0	0	0	CGR	CGRRES1	CGRRES0	UINV	VINV		
)3 <sub>H</sub>	YGR	YGRRES1	YGRRES0	YINV	YDEL13	YDEL12	YDEL11	YDEL10		
)4 <sub>H</sub>	0	LCOF2	LCOF1	LCOF0	BCOF3	BCOF2	BCOF1	BCOF0		
05 <sub>H</sub>	0	COR	PHACOM1	PHACOM0	HCOF3	HCOF2	HCOF1	HCOF0		
06 <sub>H</sub>	READD5	READD4	READD3	READD2	READD1	READD0	COMP	COMEX		
07 <sub>H</sub>	0	0	0	0	0	BACKGR	OVFILT	OVSAMP		
08 <sub>H</sub>	0	0	HSDEL5	HSDEL4	HSDEL3	HSDEL2	HSDEL1	HSDEL0		
09 <sub>H</sub>	BCKPOS7	BCKPOS6	BCKPOS5	BCKPOS4	BCKPOS3	BCKPOS2	BCKPOS1	BCKPOSC		
DA <sub>H</sub>	BCKWID7	BCKWID6	BCKWID5	BCKWID4	BCKWID3	BCKWID2	BCKWID1	BCKWID0		
)B <sub>H</sub>	0	BLACK6	BLACK5	BLACK4	BLACK3	BLACK2	BLACK1	BLACK0		
DC <sub>H</sub>	COLFY3	COLFY2	COLFY1	COLFY0	COLBY3	COLBY2	COLBY1	COLBY0		
)D <sub>H</sub>	COLFU3	COLFU2	COLFU1	COLFU0	COLBU3	COLBU2	COLBU1	COLBU0		
DEH	COLFV3	COLFV2	COLFV1	COLFV0	COLBV3	COLBV2	COLBV1	COLBV0		
)F <sub>H</sub>	0	0	0	0	AMPY	AMPU	AMPV	YDEL2		
10 <sub>H</sub>	PLLRAN1	PLLRAN0	0	0	0	0	PLLON	0		
11 <sub>H</sub>	0	1	0	0	0	0	0	0		
12 <sub>H</sub>	0	0	0	0	0	0	0	0		
13 <sub>H</sub>	0	0	0	0	0	0	1	0		
14 <sub>H</sub>	DIVREF3	DIVREF2	DIVREF1	DIVREF0	DIVVCO3	DIVVCO2	DIVVCO1	DIVVCO0		

#### 2.12.4 Detailed Description

### Subaddress 00<sub>H</sub>: Interpolation Mode and Input Format

Bit	Name	Function
D0	INT444	<ul> <li>4:4:4 Interpolation filtering:</li> <li>0: interpolation 4:2:2 -&gt; 4:4:4 OFF</li> <li>1: interpolation 4:2:2 -&gt; 4:4:4 ON</li> </ul>
D1	INT422	<ul> <li>4:2:2 Interpolation filtering:</li> <li>0: interpolation 4:1:1 -&gt; 4:2:2 OFF</li> <li>1: interpolation 4:1:1 -&gt; 4:2:2 ON</li> </ul>
D2	INCODC	Coding of chrominance input data:0:positive dual code1:2's complement
D3	INCODL	Coding of luminance input data:0:positive dual code1:2's complement
D5, D4	INFOR	Input data format:00:CCIR 65601:4:1:1luminance, chrominance parallel (8 + 4 wires)10:4:2:2luminance, chrominance parallel (2 x 8 wires)11:4:4:4all components parallel (3 x 8 wires)
D6		No function assigned. Assign binary value: 0
D7	INSNEG	Polarity of INS input signal:0:positive polarity1:negative polarity

# Subaddress 01<sub>H</sub>: Digital Color Transition Improvement Control

Bit	Name	Function	
D3 D0	TRAWID	DCTI: 0000: 0001: :	maximal length of an improved transition: DCTI OFF 2 pixel :
		1100:	24 pixel
D7 D4	THRESH	DCTI: 0000: : 1111:	sensitivity threshold: lowest threshold (highest sensitivity) : highest threshold (lowest sensitivity)

# Subaddress 02<sub>H</sub>: Color Feature Control

Bit	Name	Function	
D0	VINV	Inversion of (R-Y)-signal: 0: inversion OFF 1: inversion ON	
D1	UNIV	Inversion of (B-Y)-signal: 0: inversion OFF 1: inversion ON	
D3, D2	CGRRES	Amplitude resolution of chrominance signals (CGR = 1):00:1 Bit01:2 Bit10:3 Bit11:4 Bit	
D4	CGR	Chrominance graphic display: 0: OFF 1: ON	
D7 D5		No function assigned. Assign binary value : 000	

# Subaddress 03<sub>H</sub>: Luminance Feature Control

Bit	Name	Function
D3 D0	YDEL1	Delay adjustment of luminance signal: 0000: -8 clock periods (CLL) 0001: -7 clock periods (CLL) : : 1000: no delay : : 1111: +7 clock periods (CLL)
D4	YINV	Inversion of luminance signal: 0: inversion OFF 1: inversion ON
D6, D5	YGRRES	Amplitude resolution of luminance signal (YGR = 1):00:1 Bit01:2 Bit10:3 Bit11:4 Bit
D7	YGR	Luminance graphic display: 0: OFF 1: ON

Bit	Name	Functio	n	
D3 D0	BCOF	Luminar	nce peaking, gain of band pass filter:	
		0000:	0	
		0001:	1/4	
		:	:	
		:	[1/4]	
		:		
		1100:	12/4	
		1101:	14/4	
		1110:	16/4	
		1111:	20/4	
D6 D4	LCOF	Luminance peaking, gain of low pass filter:		
		000:	0	
		001:	1/4	
		:	:	
		:	[1/4]	
		:		
		110:	6/4	
		111:	8/4	
D7		No func	No function assigned. Assign binary value: 0	

# Subaddress 04<sub>H</sub>: Luminance Peaking Control

Bit	Name	Functio	n	
D3 D0	HCOF	Luminar	nce peaking, gain of high pass filter:	
		0000:	0	
		0001:	1/4	
		:	:	
		:	[1/4]	
		:		
		1100:	12/4	
		1101:	14/4	
		1110:	16/4	
		1111:	20/4	
D5, D4	PHACOM	Filter co	efficient for compensation of non-linear phases:	
		00:	0	
		01:	1/8	
		10:	2/8	
D6	COR	Luminar	nce peaking, coring for high- and band-pass filter:	
		0:	OFF	
		1:	ON	
D7		No funct	No function assigned. Assign binary value: 0	

# Subaddress 05<sub>H</sub>: Luminance Peaking Control

## Subaddress 06<sub>H</sub>: Compander Control

Bit	Name	Function
D0	COMEX	Compander working condition:0:signal compression1:signal expansion
		<b>Note:</b> For oversampling without compression or expansion COMEX = 0 is recommended in order to minimize the signal delay time.
D1	COMP	Compander activation:0:bypass1:compander active
D7 D2	READD	Compander, displayed picture part: (shifting raster: 4 pixels) 000000: not recommended 000001: left part of the picture : : 111111: right part of the picture
		<b>Note:</b> For signal compression READD = 101101 is required. For oversampling without compression or expansion READD = 000001 is required.

# Subaddress 07<sub>H</sub>: Oversampling Control (Interpolator 2) and Background Activation

Bit	Name	Function
D0	OVSAMP	Oversampling control: 0: doubling of sample frequency OFF 1: doubling of sample frequency ON
D1	OVFILT	Oversampling control (OVSAMP = 1): 0: interpolation filtering OFF 1: interpolation filtering ON
D2	BACKGR	Activation of background insertion: 0: insertion OFF 1: insertion ON
D7 D3		No function assigned. Assign binary value: 00000

### Subaddress 08<sub>H</sub>: Black Level Insertion Control

Bit	Name	Function
D5 D0	HSDEL	Start of black level insertion, delay to HS-signal:         000000:       no delay         000001:       16 clock periods (CLL) delay         :       :         111111:       1008 clock periods (CLL) delay         Note: If HSDEL is greater than the number of samples per line there is no insertion of black level.
D7 D6		No function assigned. Assign binary value: 00

### Subaddress 09<sub>H</sub>: Background Insertion Control

Bit	Name	Function
D7 D0	BCKPOS	Background insertion, positioning of inserted area: 00000000:starting at pixel 290 00000001:starting at pixel 292 : : 11111111:starting at pixel 800

### Subaddress 0A<sub>H</sub>: Background Insertion Control

Bit	Name	Function
D7 D0	BCKWID	Background insertion, horizontal width of inserted area: 00000000:136 pixel 00000001:140 pixel
		111111111156 pixel
		<b>Note</b> : If BCKWID is greater than the number of pixels per line the whole line is filled with background color.

Bit	Name	Function
D6 D0	BLACK	Coding of inserted black level (Y-channel), computation see chapter 'Insertion Facilities': 0000000: 0 0000001: 1 : : 1111111: 127
D7		No function assigned. Assign binary value: 0

# Subaddress 0C<sub>H</sub>: Background Color/Y Signal

Bit	Name	Function
D3 D0	COLBY	Background color (luminance):4 MSBs
D7 D4	COLFY	Color of inserted pattern (luminance):4 MSBs

### Subaddress 0D<sub>H</sub>: Background Color/B-Y Signal

Bit	Name	Function
D3 D0	COLBU	Background color (B-Y):4 MSBs
D7 D4	COLFU	Color of inserted pattern (B-Y):4 MSBs

# Subaddress 0E<sub>H</sub>: Background Color/R-Y Signal

Bit	Name	Function
D3 D0	COLBV	Background color (R-Y):4 MSBs
D7 D4	COLFV	Color of inserted pattern (R-Y):4 MSBs

Subaddress 0F <sub>H</sub> : Signal Amplification
---

Bit	Name	Function
D0	YDEL2	Delay fine adjustment of luminance signal:0:no delay1:1 D/A converter clock period
D1	AMPV	Amplification of (R-Y) signal path:0:amplification = 0.51:amplification = 1
D2	AMPU	Amplification of (B-Y) signal path:0:amplification = 0.51:amplification = 1
D3	AMPY	Amplification of luminance signal path:0:amplification = 0.51:amplification = 1
D7 D4		No function assigned. Assign binary value: 0000

### Subaddress 10<sub>H</sub>: PLL Control

Bit	Name	Function
D0		No function assigned. Assign binary value: 0
D1	PLLON	Activation of internal PLL: 0: PLL OFF 1: PLL ON
D5 D2		No function assigned. Assign binary value: 0000
D7, D6	PLLRAN	Frequency range of internal PLL:         00:       9 13 MHz         01:       11 40 MHz         10:       29 60 MHz         11:       44 80 MHz

# Subaddress 11<sub>H</sub>: Test Control

Bit	Name	Function
D7 D0	TEST11	Only for test conditions

### Subaddress 12<sub>H</sub>: Test Control

Bit	Name	Function
D7 D0	TEST12	Only for test conditions

#### Subaddress 13<sub>H</sub>: Test Control

Bit	Name	Function
D7 D0	TEST13	Only for test conditions

# Subaddress 14<sub>H</sub>: PLL Control/VCO and Reference Clock

Bit	Name	Function
D3 D0	DIVVCO	PLL-frequency programming, divider of VCO-clock:0000:160001:not allowed0010:2::1111:15
D7 D4	DIVREF	PLL-frequency programming, divider of reference clock:0000:160001:not allowed0010:2::1111:15

#### 3 Absolute Maximum Ratings

SIEMENS

Parameter	Symbol	Lim	nit Values	Unit	Remark
		min.	max.		
Operating temperature	T <sub>A</sub>	0	70	°C	
Storage temperature	T <sub>stg</sub>	-65	125	°C	
Junction temperature	Tj		125	°C	
Soldering temperature	Ts		260	°C	
Soldering time			10	S	
Input voltage	VI	-0.3 V	$V_{\rm DD}$ + 0.3 V	1	$V_{\rm CC}$ respectively
Output voltage	V <sub>Q</sub>	-0.3 V	$V_{\rm DD}$ + 0.3 V	1	$V_{\rm CC}$ respectively
Supply voltages	$V_{DD}$	-0.3	6	V	
Supply voltage differentials		-0.25	0.25	V	Between any internally non-connected supply pins of the same kind, see Pin Description
DAC output current		-30		mA	For any single output
R <sub>REF</sub> output current		-30		mA	For any single output
Total power dissipation	P <sub>tot</sub>		1.7	W	
ESD protection		-2	2	k∨	MIL STD 883C method 3015.6, 100 pF, 1500 Ω Except: Pin 36 (SDA) ±300 V
Latch-up protection		-100	100	mA	All inputs/outputs

All voltages listed are referenced to ground (0 V,  $V_{SS}$ ) except where noted.

**Note**: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the operational sections of this specification is not implied.

# 3.1 Recommended Operating Conditions

Parameter	Symbol	Limit Values			Unit	Remark
		min.	nom.	max.		
Supply voltages	$V_{ m DDxx}$ $V_{ m CCxx}$	4.75	5	5.25	V	
Ambient temperature	T <sub>A</sub>	0	25	70	°C	
All TTL Inputs						·
H-input voltage	$V_{IH}$	2.0		$V_{\rm DD}$	V	
L-input voltage	$V_{IL}$	0		0.8	V	
Serial Clock TTL Inp	ut SCA					·
SCA clock frequency	$f_{\sf SCA}$	0.02	27	30	MHz	
SCA low time	t <sub>LOW</sub>	10			ns	Rise/fall time ≥ 5 ns
SCA high time	t <sub>HIGH</sub>	10			ns	
Line Locked Clock T	TL Input (	CLL				
CLL clock frequency	$f_{CLL}$	6	27	30	MHz	
CLL low time	<i>t</i> <sub>LOW</sub>	10			ns	Rise/fall time ≥ 5 ns
CLL high time	t <sub>HIGH</sub>	10			ns	
SCA-CLL skew time	t <sub>SK</sub>	0		15	ns	Diagram on page 40
Digital to Analog Co	nversion					
DAC sample rate		4.5	54	80	MHz	
$R_{\text{REF}}$ output current	I <sub>REF</sub>	-17	-14	-11	mA	
$V_{\text{REF}}$ input voltage	$V_{VREF}$	1.8	2.1	2.4	V	
I <sup>2</sup> C Bus (All Values a	re Referre	ed to m	nin.(V <sub>IH</sub> )	and ma	$ax.(V_{  })$	·
H-input voltage	$V_{IH}$	3		$V_{\rm DD}$	V	
L-input voltage	$V_{IL}$	0		1.5	V	
SCL clock frequency	$f_{\rm SCL}$	0		100	kHz	
Inactive time before start of transmission	t <sub>BUF</sub>	4.7			μs	
Set-up time start condition	t <sub>SU;STA</sub>	4.7			μs	
Hold time start condition	t <sub>HD;STA</sub>	4.0			μs	
SCL low time	t <sub>LOW</sub>	4.7			μs	

# **3.1 Recommended Operating Conditions** (cont'd)

Parameter	Symbol	Limit Values			Unit	Remark
		min.	nom.	max.		
SCL high time	t <sub>HIGH</sub>	4.0			μs	
Set-up time DATA	t <sub>SU;DAT</sub>	250			μs	
Hold time DATA	t <sub>HD;DAT</sub>	0			μs	
SDA/SCL rise times	t <sub>R</sub>			1	μs	
SDA/SCL fall times	t <sub>F</sub>			300	ns	
Set-up time stop condition	t <sub>SU;STO</sub>	4.7			μs	
L-output current	I <sub>OL</sub>			3	mA	


### 3.2 Characteristics (Assuming Recommended Operating Conditions)

Parameter	Symbol	Limit Values		Unit	Remark	
		min.	max.	1		
Average supply current	I <sub>CC</sub>		320	mA	All $V_{\rm CC}$ and $V_{\rm DD}$ pins	
All Digital Inputs (Inc	luding I/C	) Input	s)			
Input capacitance	C		10	pF	Not tested; max. 7 pF for SCA, CLL	
Input leakage current	I <sub>I(L)</sub>	-10	10	μA		
TTL Inputs: YUV, UV	, V (Refer	enced t	o SCA)	; BLN, II	NS (Referenced To CLL)	
Set-up time	t <sub>SU</sub>	7		ns	See timing diagram 5.1 on page 40	
Input hold time	t <sub>IH</sub>		6	ns	See timing diagram 5.1 on page 40	
TTL Inputs: VS, HS, F	RES (Asy	nchron	ous to a	ny Cloo	ck)	
VS low time	t <sub>LOW</sub>	4		μs		
VS high time	t <sub>HIGH</sub>	4		μs		
HS low time	t <sub>LOW</sub>	12		1	CLL periods	
HS high time	t <sub>HIGH</sub>	12		1	CLL periods	
RES low time	t <sub>LOW</sub>	100		ns	For reliable reset	
Input/Output: SDA (R	Reference	d to SC	L; Oper	n Drain	Output)	
Low-level output voltage	V <sub>OL</sub>		0.5	V	At $I_{OL}$ = max	
PLL: Pin LF (Analog)		•				
Loop filter charge		150	800	μA	$V_{\rm LF} = 2 \rm V$	
Pump current		-800	-150	μA	$V_{\rm LF} = 2 \rm V$	
Digital to Analog Cor	nversion (	9 Bit):	Current	Source	Outputs YQ, UQ, VQ	
Full range output current	I <sub>OFR</sub>	-19.5	-16.5	mA	$V_{\mathrm{VREF}}$ = nom, $T_{\mathrm{A}}$ = nom, $I_{\mathrm{REF}}$ = nom, $R_{\mathrm{L}}$ = 75 $\Omega$	
Full range output current matching		-1	1	mA	$V_{\mathrm{VREF}}$ = nom, $T_{\mathrm{A}}$ = nom, $I_{\mathrm{REF}}$ = nom, $R_{\mathrm{L}}$ = 75 $\Omega$	
Temperature dependency of $I_{OFR}$		-10	10	μA/°C	Not tested; $V_{\text{VREF}}$ = nom, $I_{\text{REF}}$ = nom, $R_{\text{L}}$ = 75 $\Omega$	

3.2	Characteristics (Assuming Recommended Operating Conditions) (cont'd)
-----	--

Parameter	Symbol	Limit Values		Unit	Remarky	
		min.	max.			
Supply voltage dependency of $I_{OFR}$		-0.2	0.2	mA/V	$V_{\mathrm{VREF}}$ = nom, $T_{\mathrm{A}}$ = nom, $I_{\mathrm{REF}}$ = nom, $R_{\mathrm{L}}$ = 75 $\Omega$	
Current source output resistance		20		kΩ	Not tested; $V_{VREF}$ = nom, $T_A$ = nom, $I_{REF}$ = nom	
Full range output voltage			1.6	V	$V_{\text{VREF}} = \text{nom}, T_{\text{A}} = \text{nom}, I_{\text{REF}} = \text{nom},   \text{LE}  \le \max$	
DC differential nonlinearity	DLE	-1	1	LSB		
DC integral nonlinearity	ILE	-2	2	LSB		
DAC Reference Pins:	$V_{REF}, R_{RI}$	<sub>≡F</sub> (Ana	log)			
Offset voltage between $V_{\text{REF}}$ and $R_{\text{REF}}$	$V_{ m VREF}$ - $V_{ m RREF}$	-40	40	mV		
V <sub>REF</sub> input current		-10	10	μΑ		

### 4 Application Information




#### Figure 8

This application circuit is part of a Siemens MEGAVISION<sup>®</sup> application

# **Note**: The input data format must be selected via I<sup>2</sup>C Bus. Input data pins which are not used for the selected format should be connected to GND.


#### **Block Diagram of Standard Version**






#### 5 Waveforms





#### Figure 10


#### 5.2 Timing Diagram Clock Skew SCA-CLL



## Figure 11

Semiconductor Group

#### 5.3 Input Data Format 4:1:1



#### Figure 12

#### 5.4 Input Data Format 4:2:2 Parallel





Figure 13


#### 5.5 Input Data Format CCIR 656



#### Figure 14

**Note**: X<sub>AB</sub>: X: signal component A: sample number B: Bit number

#### 6 Package Outlines



### Figure 15

#### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information". SMD = Surface Mounted Device

Dimensions in mm